IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Examiner:

Sylvie LESMANNE ET AL.

:

Serial No.: To be assigned.

Group Art Unit:

Filed: February 15, 2002

Corresponding to: FR 01/02089

Filed February 15, 2001

For: COHERENCE CONTROLLER FOR A

MULTIPROCESSOR SYSTEM,

MODULE, AND MULTIPROCESSOR SYSTEM WITH A MULTIMODULE ARCHITECTURE INCORPORATING

SUCH A CONTROLLER

McLean, Virginia February 15, 2002

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

The following amendments and remarks are submitted prior to examination of the above-identified application on the merits.

IN THE SPECIFICATION:

Before the paragraph numbered [0001], insert the following heading:

--BACKGROUND OF THE INVENTION

1. Field of the Invention.--;

Before the paragraph numbered [0002], insert the following heading:

--2. <u>Description of the Related Art.--;</u>

Before the paragraph numbered [0010] insert the following heading:

--SUMMARY OF THE INVENTION--;

Before the paragraph numbered [0023], insert the following heading:

--BRIEF DESCRIPTION OF THE DRAWINGS--;

Before the paragraph numbered [0024], insert the following heading:

--DESCRIPTION OF THE PREFERRED EMBODIMENTS--;

Page 9, after paragraph [0033], insert the following new paragraph:

--[0034] While this invention has been described in conjunction with specific embodiments thereof, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the preferred embodiments of the invention as set forth herein, are intended to be illustrative, not limiting. Various changes may be made without departing from the true spirit and full scope of the invention as set forth herein and defined in the claims.--

Page 10, after the heading "CLAIMS" and before the first claim, insert the following:

--We claim:--

IN THE CLAIMS:

Please substitute amended claims 1-12 as presented below for the same-numbered claims that were pending prior to the filing of this paper. A marked-up version of the amended claims is attached.

1	1. (Amended) A coherence controller connected to at least one
2	multiprocessor within a local module, said multiprocessor including a local main memory
3	and a plurality of processors each equipped with a cache memory, said coherence
4	controller comprising:
5	a cache filter directory including a first filter directory for guaranteeing
6	coherence between the local main memory and the cache memory in each of the
7	processors of the local module;
8	a complementary filter directory for tracking locations of lines or blocks of
9	the local main memory copied from the local module into at least one external module
10	and for guaranteeing coherence between the local main memory and the cache in each of
11	the processors of the local module and said at least one external module; and
12	an external port connected to said at least one external module.
1	2. (Amended) A coherence controller according to claim 1, wherein
2	the cache filter directory includes:
3	an "n"-bit presence vector where n is a number of multiprocessors in the
4	local module,
5	an "n-1"-bit extension of the presence vector, where n-1 is a total number
6	of external modules connected to the external port, and
7	an Exclusive status bit.

- (Amended) A coherence controller according to claim 2, wherein the
 external port is connected directly or indirectly to said at least one external module via an
 external two-point link.
- 1 4. (Amended) A coherence controller according to claim 2, further 2 comprising:
- "n" control units connected to the n multiprocessors in the local module,
 a control unit XPU connected to the external port, and
 a common control unit containing the cache filter directory.
- 5. (Amended) A coherence controller according to claim 4, wherein the control unit XPU and the "n" control units are compatible with one another and use at least substantially similar protocols.
- 1 6. (Amended) A multiprocessor module connected to a coherence controller 2 as recited in claim 1.
- 1 7. (Amended) A multiprocessor system with a multimodule architecture, 2 comprising:
- at least two multiprocessor modules as recited in claim 6, connected to one
 another directly or indirectly through external ports of coherence controllers located
 within said at least two multiprocessor modules.
- 1 8. (Amended) A multiprocessor system according to claim 7, wherein said 2 external ports are connected to one another through a switching device or router.

3

4

5

6

7

8

9

10

11

12

13

14

15

16

1	9. (Amended) A mult	processor system according to claim 8, wherein the
2	2 switching device or router include	s a unit which manages and/or filters data and/or
3	requests in transit between said at	least two multiprocessor modules.

- 1 10. (Amended) A large-scale symmetric multiprocessor server with a multimodule architecture, comprising:
 - a plurality of multiprocessor modules, at least a first of said multiprocessor modules including:
 - a plurality of multiprocessors each equipped with at least one cache memory and at least one local main memory, and
 - a local coherence controller (64) connected to said multiprocessors and including a local cache filter directory for guaranteeing local coherence between the local main memory and the cache memories in each of said multiprocessors, said local coherence controller connected to at least a second one of said multiprocessor modules,

wherein the coherence controller further includes:

- a complementary cache filter directory for tracking a location of memory lines or blocks copied from said first multiprocessor module to the second one of said multiprocessor modules and for guaranteeing coherence between the local main memory and the cache memories in each of the multiprocessors in said first module and the second one of said multiprocessor modules.
- 1 11. (Amended) A multiprocessor server with a multimodule architecture 2 according to claim 10, wherein the coherence controller includes:

3	an "n"-bit presence vector which indicates presence or absence of a copy
4	of a memory block or line in the cache memories of the multiprocessors,
5	an "n-1"-bit extension of the presence vector which indicates presence or
6	absence of a copy of a memory block or line in cache memories of multiprocessors in the
7	second one of said multiprocessor modules, and
8	an Exclusive status bit.

12. (Amended) A multiprocessor server with a multimodule architecture according to claim 10, further comprising:

a switching device or router which connects the first multiprocessor module with the second one of said multiprocessor modules, said switching device or router including a unit which manages and/or filters data and/or requests in transit between the first multiprocessor module and the second one of said multiprocessor modules.

IN THE ABSTRACT:

Please replace the Abstract as originally filed with the following new abstract:

5

10

-- ABSTRACT

A coherence controller is included in a module which includes a plurality of multiprocessor units, each of which contains a main memory and processors equipped with respective cache memories. The module may be one of a plurality of similarly constructed modules connected by a router or other type of switching device. The coherence controller in each module includes a cache filter directory having a first filter directory for guaranteeing coherence between the local main memory and the cache memory in each of the processors of the module, and an external port connected to at least one of the other modules. The cache filter directory also includes a complementary filter directory, which tracks locations of lines or blocks of the local main memory copied from the module into other modules, and for guaranteeing coherence between the local main memory and the cache in each of the processors of the module and the other modules.--

REMARKS

Claims 1-12 are pending. These claims have been amended to place them in a form which better conforms with U.S. claim practice. The specification has also been amended to include section headers, and a new abstract has been provided.

It is respectfully submitted that the application is in condition for allowance. Favorable consideration and prompt allowance of the application is respectfully requested.

To the extent necessary, Applicants petition for an extension of time under 37 CFR § 1.136. Please charge any shortage in fees due in connection with this application, including extension of time fees, to Deposit Account No. 50-1165 (Attorney Docket No. T2147-907715) and credit any excess fees to the same Deposit Account.

Respectfully submitted,

Edward J. Kondracki Registration 20,604

Samuel W. Ntiros Registration No. 39,318

Miles & Stockbridge P.C. 1751 Pinnacle Drive, Suite 500 McLean, Virginia 22102-3833 Telephone No: (703) 610-8641 Facsimile No: (703) 610-8686

Marked-Up Version of the Amended Claims

1	1. (Amended) A coherence [Coherence] controller [(64) adapted for being]
2	connected to at least one multiprocessor within a local module, said multiprocessor
3	including a local main memory and a plurality of processors [(40, 40')] each equipped
4	with a cache memory [(42, 42') and with at least one local main memory (44) in order to
5	define a local module (50) of basic multiprocessors (60)], said coherence controller [(64)
6	including] comprising:
7	a cache filter directory [(84) comprising] including a first filter directory
8	[SF designed to guarantee] for guaranteeing coherence between the local main memory
9	[(44)] and the cache [memories (42, 42')] memory in each of the processors of the local
10	module[, characterized in that it also includes];
11	a complementary filter directory for tracking locations of lines or blocks of
12	the local main memory copied from the local module into at least one external module
13	and for guaranteeing coherence between the local main memory and the cache in each of
14	the processors of the local module and said at least one external module; and an external
15	port [(99) adapted for being] connected to said at least one external [multiprocessor]
16	module [(51, 52, 53) identical to or compatible with said local module (50), the cache
17	filter directory [(84) including].
18	[a complementary filter directory ED for keeping track of the coordinates,
19	particularly the addresses, of the lines or blocks of the local main memory (44) copied
20	from the local module (50) into an external module (51, 52, 53) and guaranteeing
21	coherence between the local main memory (44) and the cache memories (42, 42') of the
22	local module (50) and the external modules (51, 52, 53).]

1	2.	(Amended) A coherence [Coherence] controller [(64)] according to claim
2	1, [characteriz	zed in that it also includes] wherein the cache filter directory includes:
3		an "n"-bit presence vector [(86),] where [N] $\underline{\mathbf{n}}$ is [the] $\underline{\mathbf{a}}$ number of [basic]
4	multiprocesso	ers in [a] the local module,
5		an ["N-1"] <u>"n-1"</u> -bit extension [(88)] of the presence vector, where [N] <u>n</u> -1
6	is [the] a total	number of external modules [(51, 52, 53)] connected to the external port
7	[(99)], and	
8		an Exclusive status bit [(87)].
1	3.	(Amended) A coherence [Coherence] controller [(64)] according to claim
2	2, [characteriz	ted in that] wherein the external port [(99)] is connected directly or
3	indirectly to [t	the] said at least one external module [modules (51, 52, 53)] via an external
4	two-point link	[(55)].
1	4.	(Amended) A coherence [Coherence] controller [(64)] according to claim
2	2, [characteriz	ed in that it includes] further comprising:
3		"n" control units [PU (80-83) of local ports (90-93)] connected to the n
4	[basic] multip	rocessors [$(60-63)$ of] in the local module [(50)],
5		a control unit XPU [(89) of] connected to the external port [(99)], and
6		a common control unit [ILU of] containing the cache filter directory
7	[directories SF	F/ED (84)].
1	5.	(Amended) A coherence [Coherence] controller [(64)] according to claim
2	4, [characterize	ed in that] wherein the control unit XPU [(89) of the external port] and the

- 3 "n" control units [PU (80-83) of the local ports] are compatible with one another and use
- 4 <u>at least substantially similar</u>[, largely common] protocols.
- 6. (Amended) A multiprocessor [Multiprocessor] module [(50), characterized
- 2 in that it includes a plurality of multiprocessors (60-63) equipped with at least one cache
- 3 memory (42, 42') and at least one main memory (44) and connected to a coherence
- 4 controller [(64) according to any of claims 1 through 5] as recited in claim 1.
- 1 7. (Amended) A multiprocessor [Multiprocessor] system with a multimodule
- 2 architecture, [characterized in that it includes] <u>comprising</u>:
- at least two multiprocessor modules [(50-53) according to] as recited in
- 4 claim 6, connected to one another directly or indirectly through [the] external ports [(99)]
- of [the] coherence controllers [(64)] located within said at least two multiprocessor
- 6 modules.
- 1 8. (Amended) A multiprocessor [Multiprocessor] system according to claim
- 7, [characterized in that] wherein said external ports [(99)] are connected to one another
- 3 through a switching device or router [(54)].
- 9. (Amended) A multiprocessor [Multiprocessor] system according to claim
- 2 8, [characterized in that] wherein the switching device or router [(54)] includes [means
- 3 for managing and/or filtering] a unit which manages and/or filters [the] data and/or
- 4 requests in transit between said at least two multiprocessor modules.

1	10.	(Amended) A large-scale [Large-scale] symmetric multiprocessor server
2	with a multin	nodule architecture [characterized in that it comprises], comprising:
3		["N"] a plurality of multiprocessor modules [(50-53) that are identical or
4	compatible w	ith one another, each module comprising], at least a first of said
5	multiprocesso	or modules including:
6		a plurality of ["n" basic] multiprocessors [(60-63)] each equipped with at
7	least one cach	ne memory [(42)] and at least one local main memory [(44)], and [connected
8	to]	
9		a local coherence controller (64) connected to said multiprocessors and
10	including a lo	cal cache filter directory [SF designed to guarantee] for guaranteeing local
11	coherence bet	ween the local main memory and the cache memories [of] in each of said
12	multiprocesso	rs [the module, hereinafter called the local module, each], said local
13	coherence cor	atroller [(64) being] connected [by an external two-point link (55), possibly
14	via a switchin	g device or router (54),] to at least a second one of said multiprocessor
15	modules [mod	lule (51, 52, 53) outside said local module],
16		wherein the coherence controller [(64) including] <u>further includes:</u>
17		a complementary cache filter directory [ED for keeping track of the
18	coordinates, p	articularly the addresses, of the] for tracking a location of memory lines or
19	blocks copied	from [the local] said first multiprocessor module to the second one of said
20	multiprocessor	r modules [an external module] and for guaranteeing coherence between the
21	local main me	mory [(44)] and the cache memories [(42, 42')] in each of the
22	multiprocessor	es in [of the local] said first module [(50)] and [the external modules (51,
23	52, 53)] the sec	cond one of said multiprocessor modules.

1	11. (Amended) <u>A multiprocessor</u> [Multiprocessor] server with a multimodule
2	architecture according to claim 10, [characterized in that each] wherein the coherence
3	controller [(64)] includes:
4	an "n"-bit presence vector [(86) designed to indicate] which indicates [the]
5	presence or absence of a copy of a memory block or line in the cache memories of the
6	[local basic] multiprocessors,
7	an ["N-1"] "n-1"-bit extension [(88)] of the presence vector [designed to
8	indicate the] which indicates presence or absence of a copy of a memory block or line in
9	[the] cache memories of [the] multiprocessors [of the external modules (51, 52, 53)] <u>in</u>
10	the second one of said multiprocessor modules, and
11	an Exclusive status bit [(87)].
1	12. (Amended) <u>A multiprocessor</u> [Multiprocessor] server with a multimodule
2	architecture according to claim 10, [characterized in that the] <u>further comprising:</u>
3	a switching device or router [(54)] which connects the first multiprocessor
4	module with the second one of said multiprocessor modules, said switching device or
5	router including [includes means for managing and/or filtering the] a unit which manages
6	and/or filters data and/or requests in transit between the first multiprocessor module and
7	the second one of said multiprocessor modules.